Appendix B. Cycle Timings and Interlock Behavior

This appendix describes the cycle timings and interlock behavior of instructions on the processor. It contains the following sections:

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511