7.6. MPU software-accessible registers

Figure 4.2 shows the CP15 registers that control the MPU.

When the MPU is not present, the c6, MPU memory region programming registers read as zero and ignore writes in Privileged mode. No Undefined Instruction exceptions are taken.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511