3.7. Program status registers

The processor contains one CPSR and five SPSRs for exception handlers to use. The program status registers:

Figure 3.4 shows the bit arrangement in the status registers.

Figure 3.4. Program status register

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following sections explain the meanings of these bits:

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511