12.5.2. Claim Registers

The Claim Tag Set Register and the Claim Tag Clear Register enable an external debugger to claim debug resources.

Claim Tag Set Register

The DBGCLAIMSET Register characteristics are:

Purpose

Enables an external debugger to claim debug resources.

Usage constraints

The DBGCLAIMSET Register is a read/write register, in which:

  • the CLAIM bits are always RAO

  • writing 0 to a CLAIM bit has no effect.

Configurations

Available in all processor configurations.

Attributes

Figure 12.16 shows the bit assignments.

Figure 12.16. DBGCLAIMSET Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.26 shows the bit assignments.

Table 12.26. DBGCLAIMSET Register bit assignments

Bits

NameFunction
[31:8]-RAZ or SBZP.
[7:0]Claim tag setRAO. Sets claim tags on writes.

Writing b1 to a specific claim tag set bit sets that claim tag. Writing b0 to a specific claim tag bit has no effect. This register always reads 0xFF, indicating eight claim tags are implemented.

Claim Tag Clear Register

The DBGCLAIMCLR Register characteristics are:

Purpose

Enables an external debugger to:

  • read debug resources

  • clear debug resources.

Usage constraints

The DBGCLAIMCLR Register is a read/write register, in which:

  • Reading this register returns the current claim tag value

  • writing 0 to a CLAIM bit has no effect

  • writing 1 to a specific claim tag clear bit clears that claim tag.

Configurations

Available in all processor configurations.

Attributes

Figure 12.16 shows the bit assignments.

Figure 12.17. DBGCLAIMCLR Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.27 shows the bit assignments.

Table 12.27. DBGCLAIMCLR Register bit assignments

Bit

Name

Description
[31:8]-RAZ or SBZP.
[7:0]Claim tag clearR/W. Reset value is 0x00.

Copyright © 2010-2011 ARM. All rights reserved.ARM DDI 0460C
Non-ConfidentialID021511