CoreSight Trace Memory Controller Technical Reference ManualRevision: r0p1
Home > Programmers Model > Register descriptions > RAM Read Pointer High Register

3.3.13. RAM Read Pointer High Register

The RRPHI Register characteristics are:

Purpose

In the ETR configuration, memory addresses are 40 bits wide. The RAM Read Pointer High Register sets the upper eight bits of the read pointer that is used together with the contents of the RRP Register to read entries from the trace memory over the APB interface.

See RAM Read Pointer Register.

Configurations

Present in ETR configuration only.

Figure 3.13 shows the RRPHI Register bit assignments.

Figure 3.13. RRPHI Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.14 shows the RRPHI Register bit assignments.

Table 3.14. RRPHI Register bit assignments

BitsNameFunction
[31:8]Reserved

Reserved

[7:0]RRPHI

Bits [39:32] of the read pointer


Copyright © 2010 ARM. All rights reserved.ARM DDI 0461B
Non-ConfidentialID010111
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > RAM Read Pointer High Register