1.1. About the TMC

The Trace Memory Controller (TMC) is designed as a successor to the CoreSight Embedded Trace Buffer (CoreSight ETB) that enables you to capture trace using:

The TMC can also operate as a First In First Out (FIFO) in the system. This reduces the trace overflow and trace port size by averaging out the trace bandwidth.

The following sections describe:

Copyright © 2010 ARM. All rights reserved.ARM DDI 0461B
Non-ConfidentialID010111