CoreSight Trace Memory Controller Technical Reference ManualRevision: r0p1
Home > Programmers Model > Register descriptions > Data Buffer Address Low Register

3.3.16. Data Buffer Address Low Register

The DBALO Register characteristics are:

Purpose

This register, together with the DBAHI Register, enables the TMC to locate the trace buffer in system memory. This register contains the 32 LSBs of the 40-bit address that is used to locate the trace buffer. Modifying this register, other than when in Disabled state results in Unpredictable behavior.

If the ScatterGatherMode bit is LOW in the AXICTL Register, 0x110, the content of this register is the base address of the trace buffer in system memory.

If the ScatterGatherMode bit is HIGH in the AXICTL Register, 0x110, the content of this register is the address of first page table entry in the linked list.

Configurations

Present in ETR configuration only.

Figure 3.16 shows the DBALO Register bit assignments.

Figure 3.16. DBALO Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.17 shows the DBALO Register bit assignments.

Table 3.17. DBALO Register bit assignments

BitsNameFunction
[31:0]BUFADDRLO

Holds the lower 32 bits of the 40-bit address used to locate the trace buffer in system memory


Copyright © 2010 ARM. All rights reserved.ARM DDI 0461B
Non-ConfidentialID010111
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > Data Buffer Address Low Register