2.4.1. Floating-Point System ID Register

The FPSID characteristics are:

Purpose

Provides information about the VFP implementation.

Usage constraints

This register is:

  • Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see VFP register access.

  • Only accessible in privileged modes, and only if access to coprocessors CP10 and CP11 is enabled in the CPACR and FPEXC.EN is set to 1, see VFP register access.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 2.2.

Figure 2.1 shows the FPSID bit assignments.

Figure 2.1. FPSID bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 2.4 shows the FPSID bit assignments.

Table 2.4. FPSID bit assignments

BitsNameFunction
[31:24]Implementer

Denotes ARM. Value is 0x41.

[23]SWHardware implementation with no software emulation. Value is 0x0.
[22:16]Subarchitecture

VFPv3 or greater with v2 subarchitecture. Value is 0x2.

[15:8]Part number

Cortex-A. Value is 0x30.

[7:4]VariantCortex-A7. Value is 0x7.
[3:0]RevisionRevision. Value is 0x5.

You can access the FPSID with the following VMRS instruction:

VMRS <Rd>, FPSID ; Read Floating-Point System ID register
Copyright © 2012-2013 ARM. All rights reserved.ARM DDI 0463F
Non-ConfidentialID051113