A.8.5. PMU signals

Table A.21 shows the performance monitoring signals.

Table A.21. Performance Monitoring Unit signals

SignalDirectionDescription
nPMUIRQ[3:0][a]OutputPMU interrupt signals

[a] The 4-bit field, [3:0], encodes up to four processors. Bit[0] represents processor 0, bit[1] represents processor 1, bit[2] represents processor 2, and bit[3] represents processor 3.


Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464D
Non-ConfidentialID052812