9.3. Timer programmers model

Within each processor, a set of Timer registers are allocated to the CP15 coprocessor space. The Timer registers are either 32-bits wide or 64-bits wide.

Table 9.1 shows the System Timer registers.

Table 9.1. System Timer registers

CRnOp1CRmOp2NameResetWidthDescription
c140c00CNTFRQUNK32-bit

Counter Frequency Register, see the ARM Architecture Reference Manual

-0c14-CNTPCTUNK64-bit

Counter Physical Count Register, see the ARM Architecture Reference Manual

c140c10CNTKCTL-[a]32-bit

Counter Non-secure PL1 Control Register, see the ARM Architecture Reference Manual

  c20CNTP_TVALUNK32-bit

Counter PL1 Physical Timer Value Register, see the ARM Architecture Reference Manual

   1CNTP_CTL

-[b]

32-bit

Counter PL1 Physical Timer Control Register, see the ARM Architecture Reference Manual

  c30CNTV_TVALUNK32-bit

Counter PL1 Virtual Timer Value Register, see the ARM Architecture Reference Manual

   1CNTV_CTL-[b]32-bit

Counter PL1 Virtual Timer Control Register, see the ARM Architecture Reference Manual

-1c14-CNTVCTUNK64-bit

Counter Virtual Count Register, see the ARM Architecture Reference Manual

 2  CNTP_CVALUNK64-bit

Counter PL1 Physical Compare Value Register, see the ARM Architecture Reference Manual

 3  CNTV_CVALUNK64-bit

Counter PL1 Virtual Compare Value Register, see the ARM Architecture Reference Manual

 4  CNTVOFFUNK64-bit

Counter Virtual Offset Register, see the ARM Architecture Reference Manual

c144c10CNTHCTL

-[c]

32-bit

Counter Non-secure PL2 Control Register, see the ARM Architecture Reference Manual

  c20CNTHP_TVALUNK32-bit

Counter Non-secure PL2 Physical Timer Value Register, see the ARM Architecture Reference Manual

   1CNTHP_CTL-[b]32-bit

Counter Non-secure PL2 Physical Timer Control Register, see the ARM Architecture Reference Manual

-6c14-CNTHP_CVALUNK64-bit

Counter Non-secure PL2 Physical Compare Value Register, see the ARM Architecture Reference Manual

[a] The reset value for bits [2:0] is 0b000.

[b] The reset value for bit [0] is 0.

[c] The reset value for bit [2] is 0 and for bits [1:0] is 0b11.


Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464D
Non-ConfidentialID052812