A.5. Generic timer signals

Table A.4 shows the generic timer signals. All signals which include a 4-bit field, [3:0], encode up to four processors. For these signals, bit[0] represents processor 0, bit[1] represents processor 1, bit[2] represents processor 2, and bit[3] represents processor 3.

Table A.4. Generic timer signals

SignalDirectionDescription
nCNTHPIRQ[3:0]OutputHypervisor physical timer event
nCNTPNSIRQ[3:0]OutputNon-secure physical timer event
nCNTPSIRQ[3:0]Output Secure physical timer event
nCNTVIRQ[3:0]OutputVirtual timer event
CNTVALUEB[63:0]Input

Global system counter value in binary format


Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464E
Non-ConfidentialID112412