4.2.16. c15 registers

Table 4.14 shows the 32-bit wide system control registers you can access when CRn is c15.

Table 4.14. c15 register summary

CRnOp1CRmOp2NameResetDescription
c153[a]c00CDBGDR0UNKData Register 0, see Direct access to internal memory
1CDBGDR1UNKData Register 1, see Direct access to internal memory
2CDBGDR2UNKData Register 2, see Direct access to internal memory
c20CDBGDCTUNKData Cache Tag Read Operation Register, see Direct access to internal memory
1CDBGICT UNKInstruction Cache Tag Read Operation Register, see Direct access to internal memory
c40CDBGDCD UNKData Cache Data Read Operation Register, see Direct access to internal memory
1CDBGICDUNKInstruction Cache Data Read Operation Register, see Direct access to internal memory
2CDBGTDUNKTLB Data Read Operation Register, see Direct access to internal memory
4c00CBAR-[b]Configuration Base Address Register

[a] See Direct access to internal memory for information on how these registers are used.

[b] The reset value depends on the primary input, PERIPHBASE[39:15].


Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464E
Non-ConfidentialID112412