4.2.11. c10 registers

Table 4.11 shows the 32-bit wide system control registers you can access when CRn is c10.

Table 4.11. c10 register summary

CRnOp1CRmOp2NameResetDescription
c100c20PRRRUNK

Primary Region Remap Register

0MAIR0UNKMAIR0 and MAIR1, Memory Attribute Indirection Registers 0 and 1
1NMRRUNKNormal Memory Remap Register
1MAIR1UNKMAIR0 and MAIR1, Memory Attribute Indirection Registers 0 and 1
c30AMAIR0UNKAuxiliary Memory Attribute Indirection Register 0
 1AMAIR1UNKAuxiliary Memory Attribute Indirection Register 1
4c20HMAIR0UNK

Hyp Memory Attribute Indirection Register 0, see the ARM Architecture Reference Manual

1HMAIR1UNK

Hyp Memory Attribute Indirection Register 1, see the ARM Architecture Reference Manual

c30HAMAIR0UNKHyp Auxiliary Memory Attribute Indirection Register 0
1HAMAIR1UNKHyp Auxiliary Memory Attribute Indirection Register 1

Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464E
Non-ConfidentialID112412