3.4.2. Security Extensions write access disable

The processor pin CP15SDISABLE disables write access to certain registers in the CP15 System Control Coprocessor. Attempts to write to these registers when CP15SDISABLE is HIGH result in an Undefined instruction exception. Reads from the registers are still permitted.

A change to the CP15SDISABLE pin takes effect on the instructions decoded by the processor as quickly as practically possible. Software must perform an ISB instruction, after a change to this pin on the boundary of the macrocell, to ensure that its effect is recognized for following instructions. It it is expected that:

You can use the CP15SDISABLE pin to disable subsequent access to the system control processor registers after the Secure boot code runs. This protects the configuration set up by the Secure boot code.

Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464E
Non-ConfidentialID112412