5.7.1. External aborts on data write

Externally generated errors during a data write can be asynchronous. This means that the r14_abt on entry into the abort handler on such an abort might not hold the address of the instruction that caused the exception.

External memory errors on cacheable writes do not cause an abort, but do cause the nAXIERRIRQ signal to be asserted.

The DFAR is unpredictable when an asynchronous abort occurs.

Copyright © 2011, 2012 ARM. All rights reserved.ARM DDI 0464E
Non-ConfidentialID112412