6.2. Cache behavior

You can disable each cache independently. See System Control Register. On a cache miss, critical word-first filling of the cache is performed.

If the cache reports a hit on a memory location that is marked as Non-Cacheable, Device, or Strongly-ordered, this is called an unexpected cache hit. In this architecturally unpredictable case, the cache might return incorrect data. Because the caches are physically addressed, improper page table configuration is the only way to create this scenario.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F