10.4.16. Integration Miscellaneous Signals Input Register

The DBGITMISCIN characteristics are:


Enables the values of signal inputs to be read when bit [0] of the Integration Mode Control Register is set to 1.

Usage constraints

DBGITMISCIN is not accessible on the extended CP14 interface.


Available in all configurations.


See the register summary in Table 10.1.

Figure 10.19 shows the DBGITMISCIN bit assignments.

Figure 10.19. DBGITMISCIN bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 10.18 shows the DBGITMISCIN bit assignments.

Table 10.18. DBGITMISCIN bit assignments

[31:3]-Reserved, RAZ.
[2]nFIQRead value of nFIQ input pin.

Read value of nIRQ input pin.

[0]EDBGRQ Read value of EDBGRQ input pin

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F