10.2.3. Effects of resets on debug registers

The processor has the following reset signals that affect the debug registers:

nCOREPORESET

This signal initializes all processor logic, including the debug, breakpoint, watchpoint logic, and performance monitors logic.

nCORERESET

This signal initializes the processor logic, including the performance monitors logic.

nDBGRESET

This signal resets the debug logic in the processor, including the breakpoint and watchpoint logic. Performance monitors logic is not affected.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F
Non-ConfidentialID051113