4.2.20. PL1 Fault handling registers

Table 4.18 shows the PL1 Fault handling registers.

Table 4.18. PL1 Fault handling registers

NameCRnOp1CRmOp2ResetDescription
DFSRc50c00UNK

Data Fault Status Register

IFSR   1UNK

Instruction Fault Status Register

ADFSR  c10UNK

Auxiliary Data Fault Status Register

AIFSR   10x00000000

Auxiliary Instruction Fault Status Register

DFARc60c00UNK

Data Fault Address Register, see the ARM Architecture Reference Manual

IFAR   2UNK

Instruction Fault Address Register, see the ARM Architecture Reference Manual


The Virtualization Extensions include additional fault handling registers. For more information see Virtualization Extensions registers.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F
Non-ConfidentialID051113