4.3.4. TLB Type Register

The TLBTR characteristics are:


Provides information about the TLB implementation.

Usage constraints

The TLBTR is:

  • A read-only register.

  • Common to the Secure and Non-secure states.

  • Only accessible from PL1 or higher.


Available in all configurations.


See the register summary in Table 4.3.

Figure 4.3 shows the TLBTR bit assignments.

Figure 4.3. TLBTR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.31 shows the TLBTR bit assignments.

Table 4.31. TLBTR bit assignments

[31:1]-Reserved, RAZ.

Indicates whether the implementation has a unified TLB:


Processor has a unified TLB.

To access the TLBTR, read the CP15 register with:

MRC p15, 0, <Rt>, c0, c0, 3; Read TLB Type Register
Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F