4.2.18. Identification registers

Table 4.16 shows the identification registers.

Table 4.16. Identification registers


Main ID Register

CTR   10x84448003

Cache Type Register

TCMTR   20x00000000

TCM Type Register

TLBTR   30x00000000

TLB Type Register

MPIDR   5-[a]

Multiprocessor Affinity Register

REVIDR   60x00000000Revision ID Register
MIDR   4, 70x410FC075

Aliases of Main ID Register, Main ID Register

ID_PFR0  c100x00001131

Processor Feature Register 0

ID_PFR1   10x00011011

Processor Feature Register 1

ID_DFR0   20x02010555

Debug Feature Register 0

ID_AFR0   30x00000000Auxiliary Feature Register 0
ID_MMFR0   40x10101105

Memory Model Feature Register 0

ID_MMFR1   50x40000000

Memory Model Feature Register 1

ID_MMFR2   60x01240000

Memory Model Feature Register 2

ID_MMFR3   70x02102211

Memory Model Feature Register 3

ID_ISAR0  c200x01101110

Instruction Set Attribute Register 0

ID_ISAR1   10x13112111

Instruction Set Attribute Register 1

ID_ISAR2   20x21232041

Instruction Set Attribute Register 2

ID_ISAR3   30x11112131

Instruction Set Attribute Register 3

ID_ISAR4   40x10011142

Instruction Set Attribute Register 4


Instruction Set Attribute Register 5


Cache Size ID Register

CLIDR   10x0A200023

Cache Level ID Register

AIDR   70x00000000

Auxiliary ID Register

CSSELR 2c00UNKCache Size Selection Register

[a] The reset value depends on the primary input, CLUSTERID, and the number of configured processors in the Cortex-A7 MPCore processor.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0464F