A.5. LPI signals

Table A.6 shows the Low Power Interface (LPI) signals. See the AMBA AXI and ACE™ Protocol Specification AXI3™, AXI4™, and AXI4-Lite™, ACE and ACE-Lite.

Table A.6. LPI interface signals

Signal

Type

Description

csysreq

Input

System low-power request. The system clock controller uses this signal to request the DMC-400 to enter a low-power state.

csysack

Output

Low-power request acknowledgement. The DMC-400 uses this signal to acknowledge a system low-power request.

cactive

Output

Clock active. The DMC-400 uses this signal to indicate that it requires a clock signal:

1

Peripheral clock required.

0

Peripheral clock not required.


Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0466E
Non-ConfidentialID120513