2.2.5. Configurability

This section describes the configuration parameters that you can set for the DMC-400.

Note

If the DMC-400 cannot map an ACE-Lite burst to a single DMC-400 burst, it splits the ACE-Lite burst into multiple DMC-400 bursts that in turn consume multiple slots. Therefore the terms burst and hazards refer to DMC-400 bursts and DMC-400 hazards, and not ACE-Lite bursts and ACE-Lite hazards.

System configuration parameters

Table 2.3 shows the system configuration parameters that you can set.

Table 2.3. System configuration parameters

DescriptionRange of valuesDefault value
The bit-width of the system ID bus4-248
The bit-width of the system interface address bus32, 40, 6432
The bit-width of the system interface data bus64, 128, 25664
The number of read bursts that each system interface can accept16, 32, 6432
The number of read ID hazards that each system interface can issue before stalling more requests8, 168
How you implement the read hazard buffer RAM, synthesized registerssynthesized registers
Whether to include logic to support Virtual NetworksFalse, TrueFalse

Memory configuration parameters

Table 2.4 shows the memory configuration parameters that you can set.

Table 2.4. Memory configuration parameters

DescriptionRange of valuesDefault value
The bit-width of the DFI data bus32, 64, 12864
The number of chip-selects on each memory interface1, 21
The number of memory bursts the write buffer can hold16, 32, 6432
How you implement the write bufferRAM, synthesized registerssynthesized registers
The number of memory bursts the read queue can hold16, 32, 6432
The number of DFI data beats in each queued burst4, 88
Whether to include logic to support Single Error Correct, Double Error Detect ECC protection on the external memory. ECC is only supported for DFI widths of 128 bits or 64 bitsFalse, TrueFalse

File selection configurable parameters

You must select the following configurable parameters by choosing the correct Verilog file:

  • number of system interfaces, the permitted values are 1, 2, or 4

  • number of memory channels, the permitted values are 1 or 2.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0466E
Non-ConfidentialID120513