3.5.9. Auxiliary Control Register

The ETMAUXCR characteristics are:

Purpose

Provides additional implementation-defined ETM controls.

Usage constraints

There are no usage constraints.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 3.1 and Table 3.2.

Figure 3.9 shows the ETMAUXCR bit assignments.

Figure 3.9. ETMAUXCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.16 shows the ETMAUXCR bit assignments.

Table 3.16. ETMAUXCR bit assignments

BitsNameDescription
[31:3]-Reserved, RAZ.
[2]Disables tracing of data packets

Specifies whether the ETM disables tracing of data packets from VFP or Advanced SIMD load or store instructions.

0

Not disabled. This is the reset value.

1

Disabled. This only suppresses the data packets. Comparators and other resources can still match on the data from these instructions

[1]Suppresses generation of timestamp packets

Specifies whether the ETM suppresses generation of timestamp packets as the result of executing an ISB instruction:

0

Not suppressed. This is the reset value.

1

Suppressed.

[0]Do not force FIFO overflow

Specifies whether a force FIFO overflow is sent if a periodic synchronization has not been output for two full synchronization periods

0

Force FIFO overflow . This is the reset value.

1

Do not force FIFO overflow


Copyright © 2011 ARM. All rights reserved.ARM DDI 0468A
Non-ConfidentialID101712