3.5.11. Peripheral identification registers

The ETMPIDR0-ETMPIDR7 characteristics are:

Purpose

Provides the standard Peripheral ID required by all CoreSight components, see the Embedded Trace Macrocell Architecture Specification for more information.

Usage constraints

Only bits[7:0] of each register are used. This means that ETMPIDR0-ETMPIDR7 define a single 64-bit Peripheral ID, as Figure 3.11 shows.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 3.1 and Table 3.6.

Figure 3.11 shows the mapping between ETMPIDR0-ETMPIDR7 and the single 64-bit Peripheral ID value,

Figure 3.11. Mapping between ETMPIDR0-ETMPIDR7 and the Peripheral ID value

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Figure 3.12 shows the Peripheral ID bit assignments in the single conceptual Peripheral ID register.

Figure 3.12. Peripheral ID fields

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.18 shows the values of the fields when reading this set of registers. The Embedded Trace Macrocell Architecture Specification gives more information about many of these fields.

Table 3.18. ETMPIDR0-ETMPIDR7 bit assignments

RegisterRegister numberRegister offsetBitsValueDescription
ETMPIDR70x3F70xFDC[31:8]-Reserved.
  [7:0]0x00Reserved.
ETMPIDR60x3F60xFD8[31:8]-Reserved.
  [7:0]0x00Reserved.
ETMPIDR50x3F50xFD4[31:8]-Reserved.
  [7:0]0x00Reserved.
ETMPIDR40x3F40xFD0[31:8]-Reserved.
  [7:4]0x0n, where 2n is number of 4KB blocks used.
  [3:0]0x4JEP 106 continuation code.
ETMPIDR30x3FB0xFEC[31:8]-Reserved.
  [7:4]0x0RevAnd (at top level). Manufacturer revision number.
  [3:0]0x0

Customer Modified. 0x0 indicates ARM is the customer.

ETMPIDR20x3FA0xFE8[31:8]-Reserved.
  [7:4][a] Revision number of the peripheral. This value is the same as the Implementation revision field of the ETMIDR, see ID Register.
  [3]1Always 1. Indicates that a JEDEC assigned value is used.
  [2:0]0b011JEP 106 identity code[6:4].
ETMPIDR10x3F90xFE4[31:8]-Reserved.
  [7:4]0xBJEP 106 identity code[3:0]
  [3:0]0x9

Part Number[11:8].

Upper Binary Coded Decimal (BCD) value of Device Number.

ETMPIDR00x3F80xFE0[31:8]-Reserved.
[7:0]0x56

Part Number[7:0].

Middle and Lower BCD value of Device Number.

[a] See the Description column for details.


Note

In Table 3.18, the Peripheral identification registers are listed in order of register name, from most significant (ETMPIDR7) to least significant (ETMPIDR0). This does not match the order of the register offsets. Similarly, in Table 3.19 the Component identification registers are listed in order of register name, from most significant (ETMCIDR3) to least significant (ETMCIDR0).

Copyright © 2011 ARM. All rights reserved.ARM DDI 0468A
Non-ConfidentialID101712