3.3.5. Imprecise Error Register

The Imprecise Error Register characteristics are:

Purpose

Records the CCI-400 interfaces that received an error that is not signalled precisely. The appropriate bit is set, with respect to the interface on which the error was received. Bits are set when one or more error responses are detected, and they are reset on a write of 1 to the corresponding bit.

Note

If any of the imprecise error indicator bits are set, the nERRORIRQ signal is asserted, active LOW.

Accessible using only secure accesses, unless you set the Secure Access Register. See Table 3.4.

Usage constraints

There are no usage constraints.

Configurations

Available in all CCI-400 configurations.

Attributes

Table 3.6 shows the bit assignments.

Table 3.6. Imprecise Error Register

Bits

Reset value

AccessFunction
[31:21]-RAZ/WIReserved
[20]0x0R/WImprecise error indicator for slave interface 4
[19]0x0R/WImprecise error indicator for slave interface 3
[18]0x0R/WImprecise error indicator for slave interface 2
[17]0x0R/WImprecise error indicator for slave interface 1
[16]0x0R/WImprecise error indicator for slave interface 0
[15:3]-RAZ/WIReserved
[2]0x0R/WImprecise error indicator for master interface 2
[1]0x0R/WImprecise error indicator for master interface 1
[0]0x0R/W

Imprecise error indicator for master interface 0:

0b0

No error since this bit was last reset.

0b1

An error response has been received, but not signalled precisely.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512