3.2. Register summary

Table 3.1 shows the registers in offset order from the base memory address, PERIPHBASE[39:15].

Note

The base address for internal CCI-400 registers is defined using a static input, PERIPHBASE[39:15]. The CCI-400 registers are offset by 0x90000 from this base address and occupy an address region of size 64KB.

For example, if PERIPHBASE is 0x0000000, then the register space occupies the region 0x0000090000 to 0x000009FFFF.

Table 3.1. Register summary

OffsetTypeResetWidthDescription
0x90000R/W0x032Control Override Register.
0x90004R/W0x032Speculation Control Register.
0x90008R/W0x032Secure Access Register.
0x9000CR0x032Status Register.
0x90010R/W0x032Imprecise Error Register.
0x90100R/W0x200032Performance Monitor Control Register (PMCR).
0x90FD0 - 0x90FFCR/W0x032Component and Peripheral ID Registers.
Slave interface 0 registers
0x91000R/W0x032

Snoop Control Register for slave interface 0.

See Snoop Control Registers.

0x91004R/W0x032

Shareable Override Register for slave interface 0.

See Shareable Override Register.

0x91100R/W0x032

Read Channel QoS Value Override Register for slave interface 0.

See Read Channel QoS Value Override Register.

0x91104R/W0x032

Write Channel QoS Value Override slave interface 0.

See Write Channel QoS Value Override Register.

0x9110CR/W0x032

QoS Control Register for slave interface 0.

See QoS Control Register.

0x91110R/W0x032

Max OT Register for slave interface 0.

See Max OT Registers.

0x91130R/W0x032

Target Latency Register for slave interface 0.

See Target Latency Registers.

0x91134R/W0x032

Latency Regulation Register for slave interface 0.

See Latency Regulation Registers.

0x91138R/W0x032

QoS Range Register for slave interface 0.

See QoS Range Register.

Slave interface 1 registers
0x92000R/W0x032

Snoop Control Register for slave interface 1.

See Snoop Control Registers.

0x92004R/W0x032

Shareable Override Register for slave interface 1.

See Shareable Override Register.

0x92100R/W0x032

Read Channel QoS Value Override Register for slave interface 1.

See Read Channel QoS Value Override Register.

0x92104R/W0x032

Write Channel QoS Value Override slave interface 1.

See Write Channel QoS Value Override Register.

0x9210CR/W0x032

QoS Control Register for slave interface 1.

See QoS Control Register.

0x92110R/W0x032

Max OT Register for slave interface 1.

See Max OT Registers.

0x92130R/W0x032

Target Latency Register for slave interface 1.

See Target Latency Registers.

0x92134R/W0x032

Latency Regulation Register for slave interface 1.

See Latency Regulation Registers.

0x92138R/W0x032

QoS Range Register for slave interface 1.

See QoS Range Register.

Slave interface 2 registers
0x93000R/W0x032

Snoop Control Register for slave interface 2.

See Snoop Control Registers.

0x93004R/W0x032

Shareable Override Register for slave interface 2.

See Shareable Override Register.

0x93100R/W0x032

Read Channel QoS Value Override Register for slave interface 2.

See Read Channel QoS Value Override Register.

0x93104R/W0x032

Write Channel QoS Value Override slave interface 2.

See Write Channel QoS Value Override Register.

0x9310CR/W0x032

QoS Control Register for slave interface 2.

See QoS Control Register.

0x93110R/W0x032

Max OT Register for slave interface 2.

See Max OT Registers.

0x93130R/W0x032

Target Latency Register for slave interface 2.

See Target Latency Registers.

0x93134R/W0x032

Latency Regulation Register for slave interface 2.

See Latency Regulation Registers.

0x93138R/W0x032

QoS Range Register for slave interface 2.

See QoS Range Register.

Slave interface 3 registers
0x94000R/W0x032

Snoop Control Register for slave interface 3.

See Snoop Control Registers.

0x94100R/W0x032

Read Channel QoS Value Override Register for slave interface 3.

See Read Channel QoS Value Override Register.

0x94104R/W0x032

Write Channel QoS Value Override Register for slave interface 3.

See Write Channel QoS Value Override Register.

0x9410CR/W0x032

QoS Control Register for slave interface 3.

See QoS Control Register.

0x94130R/W0x032

Target Latency Register for slave interface 3.

See Target Latency Registers.

0x94134R/W0x032

Latency Regulation Register for slave interface 3.

See Latency Regulation Registers.

0x94138R/W0x032

QoS Range Register for slave interface 3.

See QoS Range Register.

Slave interface 4 registers
0x95000R/W0x032

Snoop Control Register for slave interface 4.

See Snoop Control Registers.

0x95100R/W0x032

Read Channel QoS Value Override Register for slave interface 4.

See Read Channel QoS Value Override Register.

0x95104R/W0x032

Write Channel QoS Value Override slave interface 4.

See Write Channel QoS Value Override Register.

0x9510CR/W0x032

QoS Control Register for slave interface 4.

See QoS Control Register.

0x95130R/W0x032

Target Latency Register for slave interface 4.

See Target Latency Registers.

0x95134R/W0x032

Latency Regulation Register for slave interface 4.

See Latency Regulation Registers.

0x95138R/W0x032

QoS Range Register for slave interface 4.

See QoS Range Register.

Cycle counter registers
0x99004R/W0x032

Cycle counter register.

See Event and Cycle Count Registers.

0x99008R/W0x032

Count Control Register for cycle counter.

See Counter Control Registers.

0x9900CR/W0x032

Overflow Flag Status Register for cycle counter.

See Overflow Flag Status Register.

Performance counter 0 registers
0x9A000R/W0x032

Event Select Register for performance counter 0.

See Event Select Register (ESR).

0x9A004R/W0x032

Event Count Register for performance counter 0.

See Event and Cycle Count Registers.

0x9A008R/W0x032

Counter Control Register for performance counter 0.

See Counter Control Registers.

0x9A00CR/W0x032

Overflow Flag Status Register for performance counter 0.

See Overflow Flag Status Register.

Performance counter 1 registers
0x9B000R/W0x032

Event Select Register for performance counter 1.

See Event Select Register (ESR).

0x9B004R/W0x032

Event Count Register for performance counter 1.

See Event and Cycle Count Registers.

0x9B008R/W0x032

Counter Control Register for performance counter 1.

See Counter Control Registers.

0x9B00CR/W0x032

Overflow Flag Status Register for performance counter 1.

See Overflow Flag Status Register.

Performance counter 2 registers
0x9C000R/W0x032

Event Select Register for performance counter 2.

See Event Select Register (ESR).

0x9C004R/W0x032

Event Count Register for performance counter 2.

See Event and Cycle Count Registers.

0x9C008R/W0x032

Counter Control Register for performance counter 2.

See Counter Control Registers.

0x9C00CR/W0x032

Overflow Flag Status Register for performance counter 2.

See Overflow Flag Status Register.

Performance counter 3 registers
0x9D000R/W0x032Event Select Register for performance counter 3. See Event Select Register (ESR).
0x9D004R/W0x032Event Count Register for performance counter 3. See Event and Cycle Count Registers.
0x9D008R/W0x032Counter Control Register for performance counter 3. See Counter Control Registers.
0x9D00CR/W0x032Overflow Flag Status Register for performance counter 3. See Overflow Flag Status Register.
0x9E000 - 0x9FFFFR/W0x032Reserved

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512