3.3.12. QoS Control Register

The QoS Control Register characteristics are:

Purpose

Controls the regulators that are enabled on the slave interfaces.

Usage constraints

Accessible using only secure accesses, unless you set the Secure Access Register. See Table 3.4.

Configurations

Available in all CCI-400 configurations.

Attributes

Table 3.14 shows the bit assignments.

Table 3.14. QoS Control Register

BitsReset valueAccessFunction
[31:4]-RAZ/WIReserved
[3]0x0R/W

Enable regulation of outstanding read transactions for slave interface.

  • ACE-Lite interfaces only, S0, S1, S2

  • RAZ/WI for ACE interfaces, S3 and S4.

[2]0x0R/W

Enable regulation of outstanding write transactions for slave interface

  • ACE-Lite interfaces only, S0, S1, S2

  • RAZ/WI for ACE interfaces, S3 and S4.

[1]0x0R/WEnable regulation of AR latency for slave interface
[0]0x0R/WEnable regulation of AW latency for slave interface

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512