Appendix B. Revisions

This appendix describes the technical changes between released issues of this book.

Table B.1. Issue A

ChangeLocationAffects

First release

--

Table B.2. Differences between issue A and issue B

ChangeLocationAffects
Added a new section on exclusive accessesExclusive accessesAll revisions
Removed the erroneous reference to the TSPEC regulatorRegulation based on outstanding transactionsAll revisions
Changed the Component and Peripheral ID registers table so that the cells are in order of address offset instead of register nameTable 3.9All revisions
Updated the revision number in the Peripheral ID2 registerTable 3.9r0p1

Table B.3. Differences between issue B and issue C

ChangeLocationAffects
Updated the parameter values for maximum ID width on slave interfaces and maximum size of read and write trackers in master interfacesProduct revisionsr0p2
Changed the configuration of read and write trackers in master interfacesProduct revisionsr0p2
Added a description for product improvementsProduct revisionsr0p2
Added a note to the Event list sectionEvent listAll revisions
Updated the revision number in the Peripheral ID2 registerTable 3.9r0p2
Added more information to the description of the Shareable Override RegisterShareable Override RegisterAll revisions
Added a description of how to calculate the number of outstanding transactions for the MAX OT RegistersMax OT RegistersAll revisions
Changed the bit range of the RRESPSx signal to cover ACE interfaces and ACE-Lite interfaces. For ACE interfaces it is RRESPSx[3:0] and for ACE-Lite interfaces it is RRESPSx[1:0].Table A.9All revisions
Changed the bit range of the RRESPMy signal from [3:0] to [1:0] so it becomes RRESPMy[1:0] instead of RRESPMy[3:0]Table A.18All revisions

Table B.4. Differences between issue C and issue D

ChangeLocationAffects
Note added to QoS value based on latencyQoS value based on latency measurementAll revisions
Regulation based on outstanding transactions moved to new sectionRegulation based on outstanding transactionsAll revisions
Repeat the explanation about the PERIPHBASE offset at strategic locationsRegister summary and Table A.2All revisions
Configurations within Target Latency Registers updatedTarget Latency RegistersAll revisions
Configurations within Latency Regulation Registers updatedLatency Regulation RegistersAll revisions
Configurations within QoS Range Register updatedQoS Range RegisterAll revisions
ACBARSx signal removed from table because it is not usedTable A.10All revisions

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512