CoreLink CCI-400 Cache Coherent Interconnect Technical Reference ManualRevision: r0p3
Home > Functional Description > Performance Monitoring Unit (PMU) > PMU registers

2.4.2. PMU registers

Chapter 3 Programmers Model describes the following registers:

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512
PDF file icon  PDF version
Home > Functional Description > Performance Monitoring Unit (PMU) > PMU registers