1.8. Product revisions

This section describes differences in functionality between product revisions:

r0p0

First release.

r0p0-r0p1

New exclusive access functionality. See Exclusive accesses and the CoreLink CCI-400 Cache Coherent Interconnect Integration Manual for more information.

r0p1-r0p2

Configuration improvements for the following:

  • maximum ID width on slave interfaces increased from 8 to 28

  • maximum size of read and write trackers in master interfaces increased from 32 to 128

  • read and write trackers in master interfaces is now configurable in steps of 1 rather than 2n.

Improvements for the following:

  • master interface read tracker slot re-use time to reduce stalls

  • slave interface PMU events redefined to improve the counting of device and non-cacheable transactions.

r0p2-r0p3

The CCI-400 now supports up to four exclusive access threads from each ACE master and has separate monitors for secure and non-secure transactions. See Exclusive accesses and the CoreLink CCI-400 Cache Coherent Interconnect Integration Manual for more information.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0470D
Non-ConfidentialID040512