1.7.1. Documentation

The CCI-400 Cache Coherent Interconnect documentation is as follows:

Technical Reference Manual

The Technical Reference Manual (TRM) describes the functionality and the effects of functional options on the behavior of the CCI-400 Cache Coherent Interconnect. It is required at all stages of the design flow. The choices made in the design flow can mean that some behavior described in the TRM is not relevant. If you are programming the CCI-400 Cache Coherent Interconnect then contact:

  • The implementer to determine:

    • The build configuration of the implementation.

    • What integration, if any, was performed before implementing the CCI-400 Cache Coherent Interconnect.

  • The integrator to determine the pin configuration of the device that you are using.

Implementation Guide

The Implementation Guide (IG) contains:

  • A description of the CCI-400 deliverables.

  • Out-of-box procedures for verifying and synthesizing your CCI-400 installation.

The ARM product deliverables include reference scripts and information about using them to implement your design.

The IG is a confidential book that is only available to licensees.

Integration Manual

The Integration Manual (IM) describes how to integrate the CCI-400 Cache Coherent Interconnect into a SoC. It includes:

  • A description of the CCI-400 features.

  • A list of the design-time configuration options.

  • A list of the reset-time configuration options.

  • Considerations when integrating CCI-400 into your system.

The IM is a confidential book that is only available to licensees.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0470I
Non-ConfidentialID091313