Using this book

This book is organized into the following chapters:

Chapter 1 Introduction

Read this for a high-level view of the CoreLink CCI-400 Cache Coherent Interconnect and a description of its features.

Chapter 2 Functional Description

Read this for a description of the major interfaces and components of the CoreLink CCI-400 Cache Coherent Interconnect. This chapter also describes how the components operate.

Chapter 3 Programmers Model

Read this for a description of the address map and registers of the CoreLink CCI-400 Cache Coherent Interconnect.

Appendix A Signal Descriptions

Read this for a description of the signals that the CoreLink CCI-400 Cache Coherent Interconnect uses.

Appendix B Revisions

Read this for a description of the technical changes between released issues of this book.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0470I
Non-ConfidentialID091313