3.3.3. Secure Access Register

The Secure Access Register characteristics are:

Purpose

Controls secure access.

Usage constraints

You can only write to this register using Secure transactions.

Configurations

Available in all CCI-400 configurations.

Attributes

Warning

This register enables Non-secure access to the CCI-400 registers for all masters. This compromises the security of your system.

Figure 3.3 shows the bit assignments.

Figure 3.3. Secure Access Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.4 shows the bit assignments.

Table 3.4. Secure Access Register bit assignments

Bits

Reset

Access

Function

[31:1]

-

RAZ/WI

Reserved.

[0]

0b0

RW

Non-secure register access override:

0b0

Disable Non-secure access to CCI-400 registers.

0b1

Enable Non-secure access to CCI-400 registers.


Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714