3.3.16. QoS Range Register

The QoS Range Register characteristics are:

Purpose

Enables you to program the minimum and maximum values for the ARQOS and AWQOS signals that the QV regulators generate. One register exists for each slave interface.

Usage constraints

Accessible using only Secure accesses, unless you set the Secure Access Register. See Table 3.4.

Configurations

Only has an effect when QOSOVERRIDE is HIGH for the associated interface.

Attributes

Figure 3.15 shows the bit assignments.

Figure 3.15. QoS Range Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.19 shows the bit assignments.

Table 3.19. QoS Range Register bit assignments

Bits

Reset

Access

Function

[31:28]

-

RAZ/WI

Reserved.

[27:24]

0x0

RW

Maximum ARQOS value.

[23:20]

-

RAZ/WI

Reserved.

[19:16]

0x0

RW

Minimum ARQOS value.

[15:12]

-

RAZ/WI

Reserved.

[11:8]

0x0

RW

Maximum AWQOS value.

[7:4]

-

RAZ/WI

Reserved.

[3:0]

0x0

RW

Minimum AWQOS value.


Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714