2.12.2. Reset

The CCI-400 has a single reset domain with an active-LOW reset input signal, ARESETn. This is synchronized to ACLK with a double-register on the input to the CCI-400.

Note

There must be no activity on the slave interfaces, and the configuration inputs must be static for at least three ACLK cycles after ARESETn goes HIGH.

Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714