1.6. Test features

The CCI-400 Cache Coherent Interconnect contains a DFTRSTDISABLE input signal that disables the reset during scan shift.

Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714