A.1.1. Clock and reset signals

Table A.1 shows the clock and reset signals.

Table A.1. Clock and reset signals

Signal

Direction

Description

ACLK

Input

Global clock.

ARESETn

Input

Global reset.


Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714