3.3.2. Speculation Control Register

The Speculation Control Register characteristics are:

Purpose

Disables speculative fetches for a master interface or for traffic through a specific slave interface. Speculative fetches are not issued if they are disabled in either the slave or master interface for a particular transaction.

Usage constraints

Access controlled by Secure Access Register, see Secure Access Register.

Configurations

Available in all CCI-400 configurations.

Attributes

Figure 3.2 shows the bit assignments.

Figure 3.2. Speculation Control Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.3 shows the bit assignments.

Table 3.3. Speculation Control Register bit assignments

Bits

Reset

Access

Function

[31:21]

-

RAZ/WI

Reserved.

[20:16]

0x0

RW

Disable speculative fetches for transactions through a slave interface.

One bit for each slave interface: S4, S3, S2, S1, and S0:

0b0

Enable speculative fetches.

0b1

Disable speculative fetches.

[15:3]

-

RAZ/WI

Reserved.

[2:0]

0x0

RW

Disable speculative fetches from a master interface.

One bit for each master interface: M2, M1, and M0.

0b0

Enable speculative fetches.

0b1

Disable speculative fetches.


Copyright © 2011-2014 ARM. All rights reserved.ARM DDI 0470J
Non-ConfidentialID031714