Appendix B. Revisions

This appendix describes the technical changes between released issues of this book.

Table B.1. Issue A

ChangeLocationAffects
No changes, first release.--

Table B.2. Differences between issue A and issue B

Change

Location

Affects

Updates to Product revisions

Product revisions

r0p1

Note added in Configuration options on AHB AMIBConfiguration optionsAll revisions

Table B.3. Differences between issue B and issue C

Change

Location

Affects

Updated wr_incr_override in noteCombination 4All revisions
Added write issuing capability description for AXI3 and AXI4 master interfacesConfiguration optionsAll revisions
Updated the read issuing capability description for AXI3 and AXI4 master interfaces

Configuration options

All revisions
Updated three notesTable 3.4All revisions
Updated sync-mode descriptionAll revisions
  • Updated descriptions on Peripheral ID registers ID1 and ID2 to improve understanding

  • Updated the Peripheral ID2 register reset value to 0x2B

All revisions

r0p2


Table B.4. Differences between issue C and issue D

Change

Location

Affects

Updated the Peripheral ID2 register reset value to 0x3B

Table 3.5

r0p3


Table B.5. Differences between issue D and issue E

Change

Location

Affects

Added description of AHB-Lite slave interfaces and AHB-Lite master interfacesAHB-Lite slave interfaces and AHB-Lite master interfaces

All revisions

Added synchronisation optionsChanging the synchronization when you select programmable mode

Updated register offset from 0x110 to 0x02C and register name from fn_mod_bb to fn_mod_lb

Table 3.1

Updated register name from fn_mod_bb to fn_mod_lbTable 3.2
Updated register name from fn_mod_bb to fn_mod_lbTable 3.3

Copyright © 2012-2014 ARM. All rights reserved.ARM DDI 0475E
Non-ConfidentialID110314