1.4. Product revisions

This section describes the differences in functionality between product revisions of the CoreLink NIC-400 Network Interconnect:

r0p0

First release.

r0p0-r0p1

Configuration improvements for the following:

  • Metrics added to the GUI that include:

    • Relative Size Indicator (RSI).

    • Static Latency (SL).

  • Preallocate can be configured separately for each Virtual Network (VN) on external interfaces.

  • Peripheral ID2 register value is changed to reflect the product status:

    Offset

    0xFE8

    Bits

    [6:4]

    Value

    0x1B

    For the version number of the product see the Table 3.5.

r0p1-r0p2

Updated Peripheral ID2 register:

  • Peripheral ID2 register value is changed to reflect the product status:

    Offset

    0xFE8

    Bits

    [6:4]

    Value

    0x2B

    For the version number of the product, see the Table 3.5.

r0p2-r0p3

Contains the following differences in functionality:

  • Additional registering option within Single Slave per ID CDAS logic to assist with timing closure.

  • Increased availability of Single Active Slave (SAS) CDAS option within switch slave interfaces to assist with deadlock avoidance in multi NIC-400 systems.

  • Updated data-sizing logic to improve dynamic power and output determinism, for example, to assist with the creation of 64-bit ECC values.

  • Peripheral ID2 register value is changed to reflect the product status:

    Offset

    0xFE8

    Bits

    [6:4]

    Value

    0x2B

    For the version number of the product, see the Table 3.5.

Copyright © 2012-2014 ARM. All rights reserved.ARM DDI 0475E
Non-ConfidentialID110314