CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Embedded Trace Buffer > ETB RAM support > RAM instantiation

9.11.3. RAM instantiation

As shown in Figure 9.3, the CSEtbRam block provides the wrapper in which the RAM simulation model or hardened cell can be instantiated. The active level of Chip Enable, Write Enable can be modified in this block.

Figure 9.3. ETB trace RAM block wrapper

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Embedded Trace Buffer > ETB RAM support > RAM instantiation