CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Programmers Model > CTI register descriptions > CTI Trigger 2 to Channel Enable Register

3.13.8. CTI Trigger 2 to Channel Enable Register

The CTIINEN2 Register characteristics are:

Purpose

The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, CTITRIGIN, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.119.

Figure 3.121 shows the assignments.

Figure 3.121. CTIINEN2 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.127 shows the bit assignments.

Table 3.127. CTIINEN2 Register bit assignments

BitsNameFunction
[31:4]Reserved

-

[3:0]TRIGINEN

Enables a cross trigger event to the corresponding channel when an CTITRIGIN is activated. There is one bit of the field for each of the four channels. When a 1 is written to a bit in this register, it enables the CTITRIGIN signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables CTITRIGIN onto channel 0. Writing a 0 to any of the bits in this register disables the CTITRIGIN signal from generating an event on the respective channel of the CTM. Reading this register returns the programmed value.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Programmers Model > CTI register descriptions > CTI Trigger 2 to Channel Enable Register