CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Programmers Model > Timestamp generator register summary

3.18. Timestamp generator register summary

Table 3.251 shows the timestamp generator registers in offset order from the base memory address.

Table 3.251. Timestamp generator register summary

Offset Name TypeDescription
PSELCTRL region
0x000CNTCRRWCounter Control Register, CNTCR
0x004CNTSRROCounter Status Register, CNTSR
0x008CNTCVLWRWCurrent value of counter[31:0], CNTCVLW
0x00CCNTCVUPRWCurrent value of counter[63:32], CNTCVUP
0x020CNTFID0RWBase frequency ID, CNTFID0
PSELCTRL region Management registers
0xFD0PERIPID4ROPeripheral ID4 Register
0xFD4PERIPID5ROPeripheral ID5-7 Register
0xFD8PERIPID6RO
0xFDCPERIPID7RO
0xFE0PERIPID0ROPeripheral ID0 Register
0xFE4PERIPID1ROPeripheral ID1 Register
0xFE8PERIPID2ROPeripheral ID2 Register
0xFECPERIPID3ROPeripheral ID3 Register
0xEE0CIDR0ROComponent ID0 Register
0xEE4CIDR1ROComponent ID1 Register
0xEE8CIDR2ROComponent ID2 Register
0xEECCIDR3ROComponent ID3 Register
PSELREAD region
0x000CNTCVLWROCurrent value of counter[31:0], CNTCVLW
0x004CNTCVUPROCurrent value of counter[63:32], CNTCVUP
PSELREAD region Management registers[a]
0xFD0PERIPID4ROPeripheral ID4 Register
0xFD4PERIPID5ROPeripheral ID5-7 Register
0xFD8PERIPID6RO
0xFDCPERIPID7RO
0xFE0PERIPID0ROPeripheral ID0 Register
0xFE4PERIPID1ROPeripheral ID1 Register
0xFE8PERIPID2ROPeripheral ID2 Register
0xFECPERIPID3ROPeripheral ID3 Register
0xEE0CIDR0ROComponent ID0 Register
0xEE4CIDR1ROComponent ID1 Register
0xEE8CIDR2ROComponent ID2 Register
0xEECCIDR3ROComponent ID3 Register

[a] These are mirror registers.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Programmers Model > Timestamp generator register summary