CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Programmers Model > Timestamp generator register description > Peripheral ID0 Register

3.19.6. Peripheral ID0 Register

The PIDR0 Register characteristics are:

Purpose

Part of the set of peripheral identification registers. Contains part of the designer-specific part number.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.251.

Figure 3.235 shows the bit assignments.

Figure 3.235. PIDR0 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.257 shows the bit assignments.

Table 3.257. PIDR0 Register bit assignments

BitsNameFunction
[31:8]Reserved

-

[7:0]PART_0

Bits[7:0] of the 12 bit part number of the component. The designer of the component assigns this part number.

0x01

Indicates bits[7:0] of the part number of the component.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Programmers Model > Timestamp generator register description > Peripheral ID0 Register