CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Programmers Model > CTI register descriptions > Peripheral ID3 Register

3.13.49. Peripheral ID3 Register

The PIDR3 Register characteristics are:

Purpose

Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.119.

Figure 3.162 shows the bit assignments.

Figure 3.162. PIDR3 Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.168 shows the bit assignments.

Table 3.168. PIDR3 Register bit assignments

BitsNameFunction
[31:8]Reserved

-

[7:4]REVAND

Indicates minor errata fixes specific to the revision of the component being used, for example metal fixes after implementation. In most cases, this field is zero. ARM recommends that the component designers ensure that a metal fix can change this field if required, for example, by driving it from registers that reset to zero.

0b0000

Indicates that there are no errata fixes to this component.

[3:0]CMOD

Indicates if the customer has modified the behavior of the component. In most cases, this field is zero. The customer changes this value on modifications to this component.

0b0000

Indicates that the customer has not modified this component.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Programmers Model > CTI register descriptions > Peripheral ID3 Register