CoreSight SoC Technical Reference ManualRevision: r1p0
Home > Debug Access Port > DAP synchronous bridge > Clock and reset

4.7.1. Clock and reset

The DAP synchronous bridge operates in a single clock domain with one asynchronous reset. The clocks and resets of the DAP synchronous bridge are:

DAPCLK

DAP synchronous clock.

DAPRESETn

DAP synchronous reset.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0480B
Non-ConfidentialID042612
PDF file icon  PDF version
Home > Debug Access Port > DAP synchronous bridge > Clock and reset