8.3.1. Clocks and resets

The clock and reset signals of the CTM are:

ctmclk

Clock.

ctmresetn

Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

ctmclken

Clock enable.

ARM recommends that the CTM clock runs at the rate of the fastest CTI that it is connected to, to minimize the event signaling issues described in Event signaling protocol.

The CTM includes configurable synchronizers to enable each channel interface to connect to a CTI or CTM in a different clock domain. For more information on configuring these features, see the ARM® CoreSight™ SoC-400 Integration Manual.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313