A.4.6. Timestamp decoder signals

Table A.27 shows the timestamp decoder signals.

Table A.27. Timestamp decoder signals

Name

Type

Clock domain

Description

clk

Input

clk

Clock.

resetn

Input

clk

Reset.

tsbit[6:0]

Input

clk

Timestamp encoded value.

tssync[1:0]

Input

clk

Timestamp synchronization bits.

tssyncready

Output

clk

Timestamp slave ready.

tsvalue[63:0]

Output

clk

Timestamp decoded value. The original value exported from the timestamp generator.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313