4.8.1. Clock and reset

The AHB-AP operates in a single clock domain, which must be used for both the DAPBUS interface and the AHB interface. The clock and reset signals of the AHB-AP are:

dapclk

Clock.

dapclken

Clock enable.

dapresetn

Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The dapresetn signal must only be asserted LOW when there is no pending transaction on the AHB interface.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313